{"component": "definition", "props": {"groups": [{"snippet": "means that process technology developed before expiration of the Term and utilized in the manufacture of Stack DRAM wafers, including Probe Testing and technology developed through Product Engineering thereof, regardless of the form in which any of the foregoing is stored, but excluding any Patent Rights and any technology, trade secrets or know-how that relate to and are used in any back-end operations (after Probe Testing).", "samples": [{"hash": "5lpgWJcqgDV", "uri": "/contracts/5lpgWJcqgDV#process-technology", "label": "Joint Development Program and Cost Sharing Agreement (Micron Technology Inc)", "score": 21.8158795346, "published": true}, {"hash": "3KxoKI6c4s7", "uri": "/contracts/3KxoKI6c4s7#process-technology", "label": "Technology Transfer and License Agreement (Micron Technology Inc)", "score": 21.8158795346, "published": true}, {"hash": "fcNNBGnzWVt", "uri": "/contracts/fcNNBGnzWVt#process-technology", "label": "Technology Transfer and License Agreement (Micron Technology Inc)", "score": 21.0, "published": true}], "size": 12, "snippet_links": [{"key": "expiration-of-the-term", "type": "definition", "offset": [47, 69]}, {"key": "stack-dram", "type": "definition", "offset": [105, 115]}, {"key": "probe-testing", "type": "definition", "offset": [134, 147]}, {"key": "product-engineering", "type": "definition", "offset": [181, 200]}, {"key": "the-foregoing", "type": "definition", "offset": [249, 262]}, {"key": "but-excluding", "type": "clause", "offset": [274, 287]}, {"key": "patent-rights", "type": "definition", "offset": [292, 305]}, {"key": "trade-secrets", "type": "definition", "offset": [326, 339]}, {"key": "relate-to", "type": "definition", "offset": [357, 366]}], "hash": "38bde04da7037f0a68289802c392b7c8", "id": 1}, {"snippet": "means data, experience and know-how, patented and unpatented, related to the Plant, which Licensor owns, controls or has access to on the date of this Agreement.", "samples": [{"hash": "k99aAsrJzIf", "uri": "https://www.bharatpetroleum.com/pdf/T000003100_FileName_A166-01-BIDDING%20DOCUMENT.pdf", "label": "www.bharatpetroleum.com", "score": 5.7186858316, "published": false}, {"hash": "6OBThwUg8Ei", "uri": "https://www.bharatpetroleum.com/pdf/T000003265_FileName_BIDDING%20DOCUMENT.pdf", "label": "www.bharatpetroleum.com", "score": 3.8569472964, "published": false}, {"hash": "iYnD42J5ikL", "uri": "https://www.bharatpetroleum.in/pdf/t000003125_filename_bidding%20document%20dhdt.pdf", "label": "www.bharatpetroleum.in", "score": 3.726899384, "published": false}], "size": 6, "snippet_links": [{"key": "related-to", "type": "clause", "offset": [62, 72]}, {"key": "the-plant", "type": "clause", "offset": [73, 82]}, {"key": "access-to", "type": "definition", "offset": [121, 130]}, {"key": "date-of-this-agreement", "type": "clause", "offset": [138, 160]}], "hash": "4a70383e2424e480fe15017d8221f6db", "id": 2}, {"snippet": "means [***]", "samples": [{"hash": "3zyN7gnXm4l", "uri": "/contracts/3zyN7gnXm4l#process-technology", "label": "K1 Facility Agreement (Sandisk Corp)", "score": 35.7871321013, "published": true}, {"hash": "3xA7BmnPLsn", "uri": "/contracts/3xA7BmnPLsn#process-technology", "label": "K1 Facility Agreement (Western Digital Corp)", "score": 30.6509240246, "published": true}, {"hash": "9xo8sqzKo5r", "uri": "http://investor.wdc.com/static-files/b5fe76c8-cf13-4e00-86a2-e266ba897ecd", "label": "investor.wdc.com", "score": 10.1704312115, "published": false}], "size": 6, "snippet_links": [], "hash": "4db1658a708b906591eed86dc43b4ff4", "id": 3}, {"snippet": "means the systematic techniques, methods, or approaches used by Supplier to manufacture, package, or test semiconductor chips or assemblies.", "samples": [{"hash": "8TU5ceTu3bi", "uri": "/contracts/8TU5ceTu3bi#process-technology", "label": "Master Purchase Agreement", "score": 31.340862423, "published": true}, {"hash": "eJIstHIC39D", "uri": "/contracts/eJIstHIC39D#process-technology", "label": "Master Purchase Agreement (Entropic Communications Inc)", "score": 21.0, "published": true}, {"hash": "8yaQtYDh6fL", "uri": "/contracts/8yaQtYDh6fL#process-technology", "label": "Master Purchase Agreement (Entropic Communications Inc)", "score": 21.0, "published": true}], "size": 5, "snippet_links": [{"key": "by-supplier", "type": "clause", "offset": [61, 72]}, {"key": "to-manufacture", "type": "definition", "offset": [73, 87]}], "hash": "b5b364b859277f72dd4af064d0e5fd2f", "id": 4}, {"snippet": "means (i) process steps used in the fabrication of wafers, including process technologies for digital CMOS, standard analog CMOS, advanced analog CMOS, RF CMOS, high-voltage CMOS, bipolar CMOS, silicon-germanium bipolar CMOS, and bipolar CMOS double-diffused metal oxide semiconductor; or (ii) any improvement to, or new design of, manufacturing tools used to fabricate wafers; or (iii) any layout optimization carried out to enhance yield and performance by design-for-manufacturing rules, optical proximity correction, and other techniques.", "samples": [{"hash": "fl7IE82I6Uf", "uri": "/contracts/fl7IE82I6Uf#process-technology", "label": "Merger Agreement (Acquicor Technology Inc)", "score": 21.0, "published": true}, {"hash": "1UBhfRtEaG7", "uri": "/contracts/1UBhfRtEaG7#process-technology", "label": "Merger Agreement (Jazz Technologies, Inc.)", "score": 21.0, "published": true}, {"hash": "11uSsG3aOI3", "uri": "/contracts/11uSsG3aOI3#process-technology", "label": "Merger Agreement (Conexant Systems Inc)", "score": 21.0, "published": true}], "size": 4, "snippet_links": [{"key": "process-steps", "type": "clause", "offset": [10, 23]}, {"key": "process-technologies", "type": "clause", "offset": [69, 89]}, {"key": "performance-by", "type": "definition", "offset": [444, 458]}, {"key": "other-techniques", "type": "clause", "offset": [525, 541]}], "hash": "e4547fcfc7e9644df427c5c187662959", "id": 5}, {"snippet": "means the combination of physical equipment and operational processes (including any elements that are proprietary) that the Respondent anticipates implementing in the Project. Respondents may propose more than one Process Technology.", "samples": [{"hash": "1cj2rsLFVvf", "uri": "https://www.infrastructurebc.com/wp-content/uploads/2025/01/2016-12-02-Residuals-Treatment-Facility-RFQ-Final.pdf", "label": "www.infrastructurebc.com", "score": 11.8550423998, "published": false}, {"hash": "gM5e0Huvr9m", "uri": "https://www.crd.bc.ca/docs/default-source/default-document-library/rfq-erm2021-001-hartlandbiogasupgradingfacility-2021-03-19.pdf?sfvrsn=4f8960cd_0", "label": "www.crd.bc.ca", "score": 10.6057494867, "published": false}, {"hash": "79wx8lemP4H", "uri": "https://www.crd.bc.ca/docs/default-source/Wastewater-Planning-2014/2017-02-13-crd-residuals-treatment-facility-conformed-rfq-(addendum-1and2).pdf?sfvrsn=28e23dca_2", "label": "www.crd.bc.ca", "score": 8.5592060233, "published": false}], "size": 4, "snippet_links": [{"key": "the-combination", "type": "clause", "offset": [6, 21]}, {"key": "operational-processes", "type": "definition", "offset": [48, 69]}, {"key": "the-respondent", "type": "clause", "offset": [121, 135]}, {"key": "the-project", "type": "definition", "offset": [164, 175]}], "hash": "5eaf352df9fa29673fedc7c3e6059ce1", "id": 6}, {"snippet": "has the meaning given to such term in the Contribution Agreement.", "samples": [{"hash": "wgo1v6j7cS", "uri": "/contracts/wgo1v6j7cS#process-technology", "label": "Ip License Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}, {"hash": "lBelOBvjLSi", "uri": "/contracts/lBelOBvjLSi#process-technology", "label": "Transferred Ip License Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}, {"hash": "kV2expVdedU", "uri": "/contracts/kV2expVdedU#process-technology", "label": "Ip License Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}], "size": 4, "snippet_links": [{"key": "the-contribution-agreement", "type": "clause", "offset": [38, 64]}], "hash": "e0a0cccb7c77db767866393397c2d01f", "id": 7}, {"snippet": "means: (a) a non-device-specific step or sequence of steps carried out in the Newport Beach Fab Facility used to fabricate wafers, including, without limitation, technology relating to (i) the use, development or application of new materials in building devices, such as conductors, dielectrics, semiconductors, organics, or inorganics; (ii) the process of materials deposition (either fixed or sacrificial) by CVD, PVD, APCVD, or ALCVD; (iii) transformation of materials, including thermal treatment, chemical or plasma exposure, and implantation; (iv) the patterning of materials using organic or inorganic masking layers including multi-stacked materials and various chemistries or plasmas; (v) the removal of materials, whether partially or completely, by dry etch, plasma etch or wet etch or (vi) the cleaning of the wafer to remove unwanted materials by wet cleans, dry cleans, and plasma cleans; (b) an improvement or new design of the manufacturing tools used in the Newport Beach Fab Facility to enhance throughput and yield; and (c) layout optimization carried out in the Newport Beach Fab Facility to enhance yield and performance by design for manufacturing rules, optical proximity correction, and other photo techniques. Notwithstanding the foregoing, Process Technology shall not include either Product Technology or technology specifically relating to the GaAs processes used in Conexant\u2019s Newbury Park fabrication facility.", "samples": [{"hash": "hZle4DDtXII", "uri": "/contracts/hZle4DDtXII#process-technology", "label": "Contribution Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}, {"hash": "g9WBjY5MM11", "uri": "/contracts/g9WBjY5MM11#process-technology", "label": "Contribution Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}, {"hash": "1oqg4TZ76oy", "uri": "/contracts/1oqg4TZ76oy#process-technology", "label": "Contribution Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}], "size": 3, "snippet_links": [{"key": "a-non", "type": "clause", "offset": [11, 16]}, {"key": "newport-beach-fab-facility", "type": "definition", "offset": [78, 104]}, {"key": "without-limitation", "type": "clause", "offset": [142, 160]}, {"key": "relating-to", "type": "definition", "offset": [173, 184]}, {"key": "application-of", "type": "clause", "offset": [213, 227]}, {"key": "new-materials", "type": "definition", "offset": [228, 241]}, {"key": "the-process", "type": "clause", "offset": [342, 353]}, {"key": "thermal-treatment", "type": "definition", "offset": [483, 500]}, {"key": "removal-of-materials", "type": "clause", "offset": [702, 722]}, {"key": "performance-by", "type": "definition", "offset": [1130, 1144]}, {"key": "notwithstanding-the-foregoing", "type": "clause", "offset": [1235, 1264]}, {"key": "product-technology", "type": "clause", "offset": [1310, 1328]}], "hash": "173bc279e323bc69a594a404122cc3d9", "id": 8}, {"snippet": "means any method, process, or other invention pertaining to the use of any Covered Enzyme or Enzyme; provided that Process Technology shall exclude Technology that is generally applicable to chemical process development and to the synthesis and scale up of compounds and that does not specifically require the use or performance of a Covered Enzyme, or Enzyme.", "samples": [{"hash": "bvdFzoQaEc4", "uri": "/contracts/bvdFzoQaEc4#process-technology", "label": "Platform Technology Transfer and License Agreement (Codexis, Inc.)", "score": 30.5934291581, "published": true}, {"hash": "bhGMOlRyJx4", "uri": "https://www.codexis.com/investors/sec-filings/quarterly-reports/content/0001200375-19-000024/0001200375-19-000024.pdf", "label": "www.codexis.com", "score": 8.4291581109, "published": false}, {"hash": "hlVTFFKjnbK", "uri": "https://ir.codexis.com/static-files/c6c8416b-ef2e-4732-8a33-3a109e7e9f53", "label": "ir.codexis.com", "score": 7.7967145791, "published": false}], "size": 3, "snippet_links": [{"key": "other-invention", "type": "definition", "offset": [30, 45]}, {"key": "pertaining-to", "type": "definition", "offset": [46, 59]}, {"key": "covered-enzyme", "type": "definition", "offset": [75, 89]}, {"key": "provided-that", "type": "clause", "offset": [101, 114]}, {"key": "applicable-to", "type": "clause", "offset": [177, 190]}, {"key": "process-development", "type": "definition", "offset": [200, 219]}, {"key": "scale-up", "type": "clause", "offset": [245, 253]}, {"key": "require-the", "type": "clause", "offset": [298, 309]}], "hash": "0d0485b83571ddd23640c39ce445cfd3", "id": 9}, {"snippet": "means the Technology used to manufacture semiconductor wafers, but not any Technology related to integrated circuit design, sort, testing, circuitry or other Technology specific to the integrated circuits being manufactured.", "samples": [{"hash": "5Vzm9PaFHmc", "uri": "/contracts/5Vzm9PaFHmc#process-technology", "label": "Foundry Agreement (Spansion Inc.)", "score": 21.0, "published": true}, {"hash": "jPKPbyFfimQ", "uri": "/contracts/jPKPbyFfimQ#process-technology", "label": "Foundry Agreement (Spansion Technology LLC)", "score": 20.7193702943, "published": true}], "size": 3, "snippet_links": [{"key": "the-technology", "type": "clause", "offset": [6, 20]}, {"key": "to-manufacture", "type": "definition", "offset": [26, 40]}, {"key": "related-to", "type": "clause", "offset": [86, 96]}, {"key": "other-technology", "type": "clause", "offset": [152, 168]}], "hash": "fc71c7048c7bb6206464418e32474624", "id": 10}], "next_curs": "Cl8SWWoVc35sYXdpbnNpZGVyY29udHJhY3RzcjsLEhpEZWZpbml0aW9uU25pcHBldEdyb3VwX3Y1NiIbcHJvY2Vzcy10ZWNobm9sb2d5IzAwMDAwMDBhDKIBAmVuGAAgAA==", "definition": {"snippet": "means that process technology developed before expiration of the Term and utilized in the manufacture of Stack DRAM wafers, including Probe Testing and technology developed through Product Engineering thereof, regardless of the form in which any of the foregoing is stored, but excluding any Patent Rights and any technology, trade secrets or know-how that relate to and are used in any back-end operations (after Probe Testing).", "title": "Process Technology", "size": 90, "id": "process-technology", "examples": ["This Agreement does not confer any right of ownership to any technical data disclosed to Buyer for <strong>Process Technology</strong> development purposes, and Buyer shall not release any technical data to any third party without the written approval of Seller.", "HND Applied Biological Science, HND Applied Chemistry and HNC/D Chemical <strong>Process Technology</strong> were reviewed with employers to review course design.", "The manner of <strong>Process Technology</strong> transfer from JMDY to a Party\u2019s Non-JV Space and the conditions associated therewith shall be determined by such Party in its sole discretion; provided, that such Party shall exercise due care and shall comply with all Yokkaichi Facility or otherwise applicable safety and production regulations in effecting such transfer of <strong>Process Technology</strong>.", "The Qualified Probed Wafer Demand Forecast will include desired Qualified Probed Wafer breakout by Design ID, <strong>Process Technology</strong> Node, process revision and probe test revision.", "Said fee shall be payable within thirty (30) days of receipt by WEITEK from MIPS of the deliverables implemented in any <strong>Process Technology</strong> other than CMOS.", "Under the PROESA\u2122 License Agreement, Chemtex will grant to Genomatica the exclusive right under the Chemtex Intellectual Property and PROESA\u2122 Intellectual Property to use the PROESA\u2122 <strong>Process Technology</strong> with and as part of the Commercial Process.", "The Parties acknowledge that <strong>Process Technology</strong>, JDP Process Nodes, JDP Inventions, JDP Work Product and other information exchanged pursuant to the JDP Agreement or the JDP-CSA Agreement are subject to restrictions on disclosure set forth therein.", "Micron currently designs and manufactures Stack DRAM Products (as defined herein) and develops <strong>Process Technology</strong> (as defined herein) therefor.", "Pursuant to Section 5 of Exhibit A, should FoundryCo produce products for other customers using the AMD-Specific Manufacturing <strong>Process Technology</strong>, FoundryCo shall pay a rebate amount, if any, to AMD as described therein.", "This demand will include desired Probed Wafer breakout by design id and <strong>Process Technology</strong> Node."], "related": [["manufacturing-technology", "Manufacturing Technology", "Manufacturing Technology"], ["background-technology", "Background Technology", "Background Technology"], ["technology", "Technology", "Technology"], ["product-technology", "Product Technology", "Product Technology"], ["program-technology", "Program Technology", "Program Technology"]], "related_snippets": [], "updated": "2025-07-06T21:58:36+00:00"}, "json": true, "cursor": ""}}