{"component": "definition", "props": {"groups": [{"samples": [{"hash": "gqIdkB5ZJfz", "uri": "/contracts/gqIdkB5ZJfz#engineering-wafers", "label": "Wafer Supply Agreement (Advanced Micro Devices Inc)", "score": 31.8227233887, "published": true}, {"hash": "iVJwsytOiVP", "uri": "/contracts/iVJwsytOiVP#engineering-wafers", "label": "Wafer Supply Agreement", "score": 31.3408622742, "published": true}, {"hash": "jM2Fa0XNUgC", "uri": "/contracts/jM2Fa0XNUgC#engineering-wafers", "label": "Wafer Supply Agreement (Advanced Micro Devices Inc)", "score": 21.0, "published": true}], "snippet": "means those Wafers required for the Qualification Plan or delivered to AMD for testing pursuant to AMD\u2019s request. Engineering Wafers consist of Process Development Wafers and Product Development Wafers.", "size": 9, "snippet_links": [{"key": "qualification-plan", "type": "definition", "offset": [36, 54]}, {"key": "pursuant-to", "type": "definition", "offset": [87, 98]}, {"key": "consist-of", "type": "clause", "offset": [133, 143]}, {"key": "process-development", "type": "definition", "offset": [144, 163]}, {"key": "product-development-wafers", "type": "definition", "offset": [175, 201]}], "hash": "c16031ee260fe6046cd424c4595688b2", "id": 1}, {"samples": [{"hash": "ltthpjVO0np", "uri": "/contracts/ltthpjVO0np#engineering-wafers", "label": "Wafer Supply and Services Agreement", "score": 31.3408622742, "published": true}, {"hash": "jBWQkxjTRuL", "uri": "/contracts/jBWQkxjTRuL#engineering-wafers", "label": "Wafer Supply and Services Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}, {"hash": "g1qJEry39au", "uri": "/contracts/g1qJEry39au#engineering-wafers", "label": "Wafer Supply and Services Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}], "snippet": "means non-production Wafers manufactured by Company for qualification or testing and may include Pizza Mask Wafers.", "size": 9, "snippet_links": [{"key": "production-wafers", "type": "definition", "offset": [10, 27]}, {"key": "by-company-for", "type": "clause", "offset": [41, 55]}, {"key": "pizza-mask-wafers", "type": "clause", "offset": [97, 114]}], "hash": "47acb8481520cb5ea5368e6dc75c11c2", "id": 2}, {"samples": [{"hash": "8D6KYpOo5AT", "uri": "/contracts/8D6KYpOo5AT#engineering-wafers", "label": "Foundry Agreement (Spansion Inc.)", "score": 21.3230667114, "published": true}, {"hash": "fqm0mh6ULbl", "uri": "/contracts/fqm0mh6ULbl#engineering-wafers", "label": "Foundry Agreement", "score": 21.0, "published": true}, {"hash": "2iPsBMuMzvl", "uri": "http://pdf.secdatabase.com/421/0001193125-10-097356.pdf", "label": "pdf.secdatabase.com", "score": 17.2667369843, "published": false}], "snippet": "means those wafers required for testing and Qualification purposes.", "size": 6, "snippet_links": [], "hash": "a02e4deaa14a051abc2c13398d3b3fd7", "id": 3}, {"samples": [{"hash": "iYlyoTUcqvw", "uri": "/contracts/iYlyoTUcqvw#engineering-wafers", "label": "Wafer Supply Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}, {"hash": "hXdNzT3AnNn", "uri": "/contracts/hXdNzT3AnNn#engineering-wafers", "label": "Wafer Supply Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}, {"hash": "dJioM4xytE0", "uri": "/contracts/dJioM4xytE0#engineering-wafers", "label": "Wafer Supply Agreement (Jazz Semiconductor Inc)", "score": 21.0, "published": true}], "snippet": "means Wafers, manufactured by JAZZ solely for qualification or testing, and which are either (1) initial lot run for a new mask set or mask set revision, (2) any lot run by RFMD with less than 25 wafers, or (3) any lot that is split or placed on hold by RFMD.", "size": 3, "snippet_links": [{"key": "by-jazz", "type": "clause", "offset": [27, 34]}, {"key": "mask-set", "type": "definition", "offset": [123, 131]}, {"key": "on-hold", "type": "definition", "offset": [243, 250]}], "hash": "a46ecf1e11b1ac45ab4b623b695080ec", "id": 4}, {"samples": [{"hash": "izwRrQBnxS8", "uri": "/contracts/izwRrQBnxS8#engineering-wafers", "label": "Supply Agreement (Avago Technologies Finance Pte. Ltd.)", "score": 21.0, "published": true}, {"hash": "8zVzpBCBcEI", "uri": "/contracts/8zVzpBCBcEI#engineering-wafers", "label": "Supply Agreement (Avago Technologies Finance Pte. Ltd.)", "score": 21.0, "published": true}], "snippet": "means those wafers required for the Qualification Plan or delivered to Storage for testing pursuant to Avago\u2019s standard engineering change procedures.", "size": 2, "snippet_links": [{"key": "qualification-plan", "type": "definition", "offset": [36, 54]}, {"key": "pursuant-to", "type": "definition", "offset": [91, 102]}, {"key": "change-procedures", "type": "definition", "offset": [132, 149]}], "hash": "becc20cc154dd6a48ed1671eb19ba8e9", "id": 5}, {"samples": [{"hash": "i5bQpty2DFb", "uri": "/contracts/i5bQpty2DFb#engineering-wafers", "label": "Wafer Foundry Agreement (Allegro Microsystems Inc)", "score": 31.7816562653, "published": true}, {"hash": "kRXF4X419VR", "uri": "/contracts/kRXF4X419VR#engineering-wafers", "label": "Wafer Foundry Agreement (Allegro Microsystems Inc)", "score": 18.0, "published": true}], "snippet": "will mean any Wafers manufactured with unverified masks or requiring process splits for product characterization based on qualified processes, as described in Section 2.2 of this Agreement.", "size": 2, "snippet_links": [{"key": "based-on", "type": "definition", "offset": [113, 121]}, {"key": "section-22", "type": "clause", "offset": [159, 170]}, {"key": "this-agreement", "type": "clause", "offset": [174, 188]}], "hash": "8d296f23a00d3f6e3d1e3a38e3dd7ada", "id": 6}, {"samples": [{"hash": "dmm9EiKykyp", "uri": "/contracts/dmm9EiKykyp#engineering-wafers", "label": "Form 10 K", "score": 25.61054039, "published": true}, {"hash": "irshLKvSvaC", "uri": "/contracts/irshLKvSvaC#engineering-wafers", "label": "Wafer Fabrication Agreement (Lattice Semiconductor Corp)", "score": 18.0, "published": true}], "snippet": "has the meaning specified in Article 7.3.1.", "size": 2, "snippet_links": [], "hash": "4918e19f477fbda2b314052a13df94cb", "id": 7}, {"samples": [{"hash": "lamaESmNo1r", "uri": "/contracts/lamaESmNo1r#engineering-wafers", "label": "Manufacturing Services Collaboration Agreement (DSP Group Inc /De/)", "score": 19.0, "published": true}], "snippet": "shall have the meaning set forth in clause 4 of Schedule 3.", "size": 1, "snippet_links": [{"key": "clause-4", "type": "clause", "offset": [36, 44]}, {"key": "schedule-3", "type": "clause", "offset": [48, 58]}], "hash": "0d9e30d42591b991c110a1c7c2537df9", "id": 8}, {"samples": [{"hash": "dW8vs6wekEg", "uri": "http://pdf.secdatabase.com/234/0001193125-09-131491.pdf", "label": "pdf.secdatabase.com", "score": 19.7370815277, "published": false}], "snippet": "means those wafers required for the Qualification Plan or delivered to Storage for testing pursuant to Avago\u0092s standard engineering change procedures.", "size": 1, "snippet_links": [{"key": "qualification-plan", "type": "definition", "offset": [36, 54]}, {"key": "pursuant-to", "type": "definition", "offset": [91, 102]}, {"key": "change-procedures", "type": "definition", "offset": [132, 149]}], "hash": "ccdbda8cfeedcefbd46d8d8e32de23d3", "id": 9}, {"samples": [{"hash": "dJwtvhPW98P", "uri": "/contracts/dJwtvhPW98P#engineering-wafers", "label": "Supply Agreement (Micron Technology Inc)", "score": 21.0, "published": true}], "snippet": "means wafers ordered by a Purchaser in lieu of Conforming Wafers as contemplated by Section 4.3.", "size": 1, "snippet_links": [{"key": "ordered-by", "type": "definition", "offset": [13, 23]}, {"key": "in-lieu-of", "type": "clause", "offset": [36, 46]}, {"key": "conforming-wafers", "type": "clause", "offset": [47, 64]}, {"key": "section-43", "type": "clause", "offset": [84, 95]}], "hash": "fbaeed4f7b1f7c60b33794be7d0f4bdf", "id": 10}], "next_curs": "Cl8SWWoVc35sYXdpbnNpZGVyY29udHJhY3RzcjsLEhpEZWZpbml0aW9uU25pcHBldEdyb3VwX3Y1NiIbZW5naW5lZXJpbmctd2FmZXJzIzAwMDAwMDBhDKIBAmVuGAAgAA==", "definition": {"snippet": "means those Wafers required for the Qualification Plan or delivered to AMD for testing pursuant to AMD\u2019s request. Engineering Wafers consist of Process Development Wafers and Product Development Wafers.", "title": "Engineering Wafers", "size": 40, "id": "engineering-wafers", "examples": ["Wafers may include Production Wafers, <strong>Engineering Wafers</strong>, and Risk Materials from any semiconductor wafer process in production, or released to production, at the Newport Beach Fab on or after the Effective Date.", "Each Lot of <strong>Engineering Wafers</strong> shall consist of no less than five (5) and no more than twenty-five (25) Wafers.", "The price for <strong>Engineering Wafers</strong> for Other Future Products shall be determined by mutual written agreement of the parties on a case-by-case basis.", "All <strong>Engineering Wafers</strong> delivered to AMD are delivered \u201cAS IS,\u201d without any warranty of any kind.", "Unless otherwise agreed to in writing by the Parties, Production Wafers shall be ordered by Conexant and delivered by Company in Lots of twenty-five (25) Wafers (subject to the applicable Planning Yield Assumptions) and <strong>Engineering Wafers</strong> shall be ordered by Conexant and delivered by Company in Lots of five (5) to twenty-five (25) Wafers (subject to the applicable Planning Yield Assumptions).", "Conexant\u2019s Wafer Volume Commitments, in MPD, are calculated as follows: Period I: [...***...] WSPD x [...***...] = [...***...] MPD Period II: [...***...] WOPD x [...***...] = [...***...] MPD Period III: [...***...] WOPD x [...***...] = [...***...] MPD These Wafer Volume Commitments include up to [\u2026***\u2026] <strong>Engineering Wafers</strong>.", "The price for <strong>Engineering Wafers</strong> for Embedded Products shall be determined by mutual written agreement of the parties on a case-by-case basis.", "For Lots of <strong>Engineering Wafers</strong>, Company will invoice Conexant at the end of each month for all Moves completed with respect to such <strong>Engineering Wafers</strong> during such month, and upon completion of production for <strong>Engineering Wafers</strong> for any completed Moves not previously invoiced.", "All <strong>Engineering Wafers</strong> are delivered \u201cAS IS,\u201d without any warranty of any kind.", "The price for <strong>Engineering Wafers</strong> for Chipset Products shall be determined by mutual written agreement of the parties on a case-by-case basis."], "related": [["fabrication", "Fabrication", "Fabrication"], ["engineering-services", "Engineering Services", "Engineering Services"], ["batch", "Batch", "Batch"], ["biodiesel", "Biodiesel", "Biodiesel"], ["drug-substance", "Drug Substance", "Drug Substance"]], "related_snippets": [], "updated": "2025-07-10T04:27:38+00:00"}, "json": true, "cursor": ""}}